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2.1.3 Front-end Excutin Architecture






















??? 0?????? ready?????????????. ?? B??????????????
??? A??????????????????????






?? picker?????? age matrix??????????????????????????
?????????????? age conflict bit???????????????????????
??????????????? 1???????????????????????????
????0??????????????????????????
? 2.2.2: age matrix
? 2.2.2? age matrix???????????A???B? ready??????????? picker
?????????????A?B confrict?????? 1?????????????age-matrix
??? B? grant??????
2.2.2 Matrix Scheduler Reloaded














2.3.1 Caching Processor General Registers
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? 4.2: McPat???? 1
No. param name or stat name value
1 number of L2Directories 0
2 core tech node 22
3 target core clockrate 3000
4 temperature 353
5 total cycles System? ExcutedCycles
6 busy cycles System? ExcutedCycles
7 clock rate 3000
8 fetch width Fetcher? FetchWidth
9 decode width Fetcher? FetchWidth
10 commit width Retirer?Width
11 pipeline depth Fetcher? Renamer? dispatcher?
Scheduler[0]? issue? Latency???+1?????+3
12 MUL per core 2
13 FPU per core 2
14 instruction buer size Scheduler[0]? [1]? [2]
?WindowCapacity???
15 instruction window size Scheduler[0]? [2]
?WindowCapacity???
16 fp window size Scheduler[1]?WindowCapacity
17 ROB size InorderList? Capacity
18 archi Regs IRF size RegisterFile? Capacity????
19 archi Regs FRF size RegisterFile? Capacity????
20 phy Regs IRF size RegisterFile? Capacity????
21 phy Regs FRF size RegisterFile? Capacity????
22 load buer size MemOrderManager? Capacity
23 RAS size RAS? StackSize
24 total instructions Fetcher? NumFetchedOp
25 int instructions PipelinedExecUnit? Name=”ex”
? NumTotalUsed???
 = IntBC?IntALU?IntMUL, Addr
26 fp instructions PipelinedExecUnit? Name=”ex”
? NumTotalUsed???
 = FloatBC?FPAdd?FPMUL
27 branch instructions Bpred? Statistics? NumMiss + NumHit
28 branch misprediction Bpred? Statistics? NumMiss
29 load instructions CacheSystem? Load? CacheAccessDispersion???
30 store instructions CacheSystem? Store? CacheAccessDispersion???
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? 4.3: McPat???? 2
No. param name or stat name value
31 committed instructions System? ExecutedInsns
32 committed int instructions No.31? No.25? No.26?????
33 committed fp instructions No.31? No.25? No.26?????
34 ROB reads System? ExecutedInsns
35 ROB writes System? ExecutedInsns
36 rename reads Fetcher? NumFetchedOp???
37 rename writes Fetcher? NumFetchedOp
38 fp rename reads No.33? value???
39 fp rename writes No.33? value
40 inst window reads System? ExecutedInsns
41 inst window writes System? ExecutedInsns
42 inst window wakeup accessed System? ExecutedInsns? 2?
43 fp window reads No.33? value
44 fp window writes No.33? value
45 fp window wakeup accessed No.33? value? 2?
46 int regfile reads System? ExecutedInsns? 1.5?
47 float regfile reads No.33? value? 1.5?
48 int regfile writes System? ExecutedInsns? 0.75?
49 float regfile writes No.33? value? 0.75?
50 function calls 0
51 context switches 0
52 ialu accesses No.25? value
53 fpu accesses No.26? value
54 mul accesses PipelinedExecUnit Name=”exIntMUL”? NumTotalUsed
55 cdb alu accesses No.52? value
56 cdb mul accesses No.54? value
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? 5.1.2: ???????????????????????????????????? [11]
???????????? Select????????????????????wakeup?????
58%???????????????????? LivermoreKernel5? int???????????
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